

AMENDMENTS TO THE SPECIFICATION

Please amend the specification as indicated below. The language being added is underlined (“ ”) and the language being deleted contains a strikethrough (“”).

Please substitute the following annotated paragraphs for paragraphs 16, 20, and 32:

[0016] In accordance with one embodiment of the present invention, a data ~~requester~~ requestor for obtaining requested data from a synchronous data source is provided, wherein the data requestor transmits for reception by the data source an original clock signal and an original control signal, which is representative of a data request, and the data source receives a delayed version of the original clock signal resulting from a delay in a clock signal path between the data requestor and the data source and a delayed version of the original control signal resulting from a delay in a control signal path between the data requestor and the data source. The data requestor comprises a skewed clock signal generator adapted to generate a skewed clock signal that is substantially equivalent to the delayed version of the original clock signal and a skewed control signal generator adapted to generate a skewed control signal that is substantially equivalent to the delayed version of the original control signal. The data requestor further comprises an input sampling module for receiving the skewed clock signal and the skewed control signal and being adapted to sample, using the skewed clock signal and the skewed control signal, a data signal to obtain the requested data, wherein the data signal is representative of the requested data and is provided by the data source based at least in part on the delayed versions of the original clock signal and the original control signal.

[0020] In accordance with yet another embodiment of the present invention, a method for synchronizing a data requestor with a data source during a transfer of requested data is provided. The method comprises the steps of generating a skewed clock signal approximating a delayed version of an original clock signal communicated to the data

source, the delayed version resulting at least in part from delay associated with a clock signal path over which the original clock signal is transmitted between the data requester ~~requester~~ requestor and the data source, and generating a skewed control signal approximating a delayed version of an original control signal communicated to the data source, the delayed version resulting at least in part from delay associated with a control signal path over which the original control signal is transmitted between the data requester and the data source. The method further comprises the step of sampling, using the skewed clock signal and skewed control signal, a data signal received by the data requester from the data source to obtain the requested data.

[0032] Although the present invention may be implemented in any number of systems wherein a data requester and a data source utilize a common clock to synchronize a transfer of requested data between the data source and the data requester, the present invention finds particular benefit in systems implementing a memory controller (one embodiment of the data requester ~~requester~~ requestor) and a synchronous memory device (one embodiment of the data source). While FIGS. 1-4 illustrate various implementations of a memory controller used to access stored data from a synchronous memory device in accordance with various embodiments of the present invention, these exemplary illustrated embodiments are not intended to limit the present invention to such implementations. Rather, the present invention may be implemented by those skilled in the art in a number of synchronous data access mechanisms, using the guidelines provided herein.